SN74GTLP1394 2-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER

WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY

SCES286F-OCTOBER 1999-REVISED APRIL 2005


FEATURES

TI-OPC™ Circuitry Limits Ringing on **Unevenly Loaded Backplanes**

RUMENTS


www.ti.com

- OEC[™] Circuitry Improves Signal Integrity and **Reduces Electromagnetic Interference**
- **Bidirectional Interface Between GTLP Signal** Levels and LVTTL Logic Levels
- Split LVTTL Port Provides a Feedback Path . for Control and Diagnostics Monitoring
- LVTTL Interfaces Are 5-V Tolerant .
- High-Drive GTLP Outputs (100 mA)
- LVTTL Outputs (-24 mA/24 mA)
- Variable Edge-Rate Control (ERC) Input Selects GTLP Rise and Fall Times for Optimal



Data-Transfer Rate and Signal Integrity in **Distributed Loads**

- Ioff, Power-Up 3-State, and BIAS V_{CC} Support Live Insertion
- **Polarity Control Selects True or Complementary Outputs**
- Latch-Up Performance Exceeds 100 mA Per JESD 78. Class II
- **ESD Protection Exceeds JESD 22**
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)



DESCRIPTION/ORDERING INFORMATION

ORDERING INFORMATION

T _A	PAC	KAGE ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	QFN – RGY	Tape and reel	SN74GTLP1394RGYR	GP1394	
	SOIC - D	Tube	SN74GTLP1394D	CTI D1204	
–40°C to 85°C	50IC - D	Tape and reel	SN74GTLP1394DR	— GTLP1394	
	TSSOP – PW	Tape and reel	SN74GTLP1394PWR	GP394	
	TVSOP – DGV Tape and reel		SN74GTLP1394DGVR	GP394	

Package drawings, standard packing guantities, thermal data, symbolization, and PCB design guidelines are available at (1)www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. TI-OPC, OEC, TI are trademarks of Texas Instruments.

SCES286F-OCTOBER 1999-REVISED APRIL 2005

DESCRIPTION/ORDERING INFORMATION (CONTINUED)

The SN74GTLP1394 is a high-drive, 2-bit, 3-wire bus transceiver that provides LVTTL-to-GTLP and GTLP-to-LVTTL signal-level translation. It allows for transparent and inverted transparent modes of data transfer with separate LVTTL input and LVTTL output pins, which provides a feedback path for control and diagnostics monitoring. The device provides a high-speed interface between cards operating at LVTTL logic levels and a backplane operating at GTLP signal levels, and is especially designed to work with the Texas Instruments (TI[™]) 1394 backplane physical-layer controllers. High-speed (about three times faster than standard LVTTL or TTL) backplane operation is a direct result of GTLP reduced output swing (<1 V), reduced input threshold levels, improved differential input, OEC[™] circuitry, and TI-OPC[™] circuitry. Improved GTLP OEC and TI-OPC circuitry minimizes bus-settling time and have been designed and tested using several backplane models. The high drive allows incident-wave switching in heavily loaded backplanes with equivalent load impedance down to 11 Ω.

GTLP is the TI derivative of the Gunning Transceiver Logic (GTL) JEDEC standard JESD 8-3. The ac specification of the SN74GTLP1394 is given only at the preferred higher noise margin GTLP, but the user has the flexibility of using this device at either GTL ($V_{TT} = 1.2$ V and $V_{REF} = 0.8$ V) or GTLP ($V_{TT} = 1.5$ V and $V_{REF} = 1$ V) signal levels.

Normally, the B port operates at GTLP signal levels. The A-port and control inputs operate at LVTTL logic levels, but are 5-V tolerant and are compatible with TTL and 5-V CMOS inputs. V_{REF} is the B-port differential input reference voltage.

This device is fully specified for live-insertion applications using I_{off} , power-up 3-state, and BIAS V_{CC} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict. The BIAS V_{CC} circuitry precharges and preconditions the B-port input/output connections, preventing disturbance of active data on the backplane during card insertion or removal and permits true live-insertion capability.

This GTLP device features TI-OPC circuitry, which actively limits the overshoot caused by improperly terminated backplanes, unevenly distributed cards, or empty slots during low-to-high signal transitions. This improves signal integrity, which allows adequate noise margin to be maintained at higher frequencies.

High-drive GTLP backplane interface devices feature adjustable edge-rate control (ERC). Changing the ERC input voltage between GND and V_{CC} adjusts the B-port output rise and fall times. This allows the designer to optimize system data-transfer rate and signal integrity to the backplane load.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, the output-enable (\overline{OE}) input should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

FUNCTIONAL DESCRIPTION

The output-enable (OEAB) input controls the activity of the B port. When OEAB is low, the B-port outputs are active. When OEAB is high, the B-port outputs are disabled.

Separate LVTTL input and output pins provide a feedback path for control and diagnostics monitoring. The OEBY input controls the Y outputs. When OEBY is low, the Y outputs are active. When OEBY is high, the Y outputs are disabled.

The polarity-control (T/\overline{C}) input is provided to select polarity of data transmission in both directions. When T/\overline{C} is high, data transmission is true, and A data goes to the B bus and B data goes to the Y bus. When T/\overline{C} is low, data transmission is complementary, and inverted A data goes to the B bus and inverted B data goes to the Y bus.

SCES286F-OCTOBER 1999-REVISED APRIL 2005


FUNCTION TABLES

OUTPUT CONTROL

	INPUTS		OUTPUT	MODE
T/C	OEAB	OEBY	001601	MODE
Х	Н	Н	Z	Isolation
Н	L	Н	A data to B bus	True transport
н	Н	L	B data to Y bus	True transparent
н	L	L	A data to B bus, B data to Y bus	True transparent with feedback path
L	L	Н	Inverted A data to B bus	Inverted transport
L	Н	L	Inverted B data to Y bus	Inverted transparent
L	L	L	Inverted A data to B bus, Inverted B data to Y bus	Inverted transparent with feedback path

OUTPUT EDGE-RATE CONTROL (ERC)

INP	UT ERC	OUTPUT
LOGIC LEVEL	NOMINAL VOLTAGE	B-PORT EDGE RATE
L	GND	Slow
Н	V _{CC}	Fast



LOGIC DIAGRAM (POSITIVE LOGIC)

SCES286F-OCTOBER 1999-REVISED APRIL 2005

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC} BIAS V _{CC}	Supply voltage range		-0.5	4.6	V
M	Input voltage renge (2)	A inputs, ERC, and control inputs	-0.5	7	V
VI	Input voltage range ⁽²⁾	B port and V _{REF}	-0.5	4.6	v
V	Voltage range applied to any output in the	Y outputs	-0.5	7	V
Vo	high-impedance or power-off state ⁽²⁾	B port	-0.5	4.6	v
	Ourseast into any output in the low state	Y outputs		48	
I _O	Current into any output in the low state	B port		200	mA
I _O	Current into any output in the high state ⁽³⁾	L		48	mA
	Continuous current through each V_{CC} or GND			±100	mA
I _{IK}	Input clamp current	V ₁ < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
		D package ⁽⁴⁾		73	
0		DGV package ⁽⁴⁾		120	
θ_{JA}	Package thermal impedance	PW package ⁽⁴⁾		108	°C/W
		RGY package ⁽⁵⁾		39	1
T _{stg}	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed. (2)

(3)

This current flows only when the output is in the high state and $V_0 > V_{CC}$. The package thermal impedance is calculated in accordance with JESD 51-7. (4)

(5) The package thermal impedance is calculated in accordance with JESD 51-5.

SCES286F-OCTOBER 1999-REVISED APRIL 2005

Recommended Operating Conditions⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾

			MIN	NOM	MAX	UNIT
V _{CC} , BIAS V _{CC}	Supply voltage		3.15	3.3	3.45	V
M	Termination voltage	GTL	1.14	1.2	1.26	V
V _{TT}	Termination voltage	GTLP	1.35	1.5	1.65	v
V	Deference veltage	GTL	0.74	0.8	0.87	V
V _{REF}	Reference voltage	GTLP	0.87	1	1.1	V
V	Innut voltogo	B port			V _{TT}	V
VI	input voltage	Input voltage Except B port		V _{CC}	5.5	v
V _{IH}		B port	V _{REF} + 0.05			
	High-level input voltage	ERC	V _{CC} – 0.6	V _{CC}	5.5	V
		Except B port and ERC	2			
		B port			V _{REF} – 0.05	
VIL	Low-level input voltage	ERC	(0.6	V
		Except B port and ERC			0.8	
I _{IK}	Input clamp current				–18	mA
I _{OH}	High-level output current	Y outputs			-24	mA
		Y outputs			24	
I _{OL}	Low-level output current	B port	100		mA	
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled			10	ns/V
$\Delta t / \Delta V_{CC}$	Power-up ramp rate		20			μs/V
T _A	Operating free-air temperature		-40		85	°C

(1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

Proper connection sequence for use of the B-port I/O precharge feature is GND and BIAS V_{CC} = 3.3 V first, I/O second, and V_{CC} = 3.3 V (2) last, because the BIAS V_{CC} precharge circuitry is disabled when any V_{CC} pin is connected. The control and V_{REF} inputs can be connected anytime, but normally are connected during the I/O stage. If B-port precharge is not required, any connection sequence is acceptable, but generally, GND is connected first.

(3)

 V_{TT} and R_{TT} can be adjusted to accommodate backplane impedances if the dc recommended I_{OL} ratings are not exceeded. V_{REF} can be adjusted to optimize noise margins, but normally is two-thirds V_{TT} . TI-OPC circuitry is enabled in the A-to-B direction and is activated when $V_{TT} > 0.7$ V above V_{REF} . If operated in the A-to-B direction, V_{REF} should be set to within 0.6 V of V_{TT} to minimize current (4) drain.



SCES286F-OCTOBER 1999-REVISED APRIL 2005

Electrical Characteristics

over recommended operating free-air temperature range for GTLP (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP ⁽¹⁾	MAX	UNIT	
V _{IK}		V _{CC} = 3.15 V,	$I_{\rm I} = 3.15 \text{ V},$ $I_{\rm I} = -18 \text{ mA}$			-1.2	V	
		$V_{CC} = 3.15 \text{ V to } 3.45 \text{ V},$	I _{OH} = −100 μA	V _{CC} - 0.2				
V _{OH}	Y outputs	N 245 M	I _{OH} = -12 mA	2.4			V	
		V _{CC} = 3.15 V	I _{OH} = -24 mA	2				
		$V_{CC} = 3.15 \text{ V to } 3.45 \text{ V},$	$V_{CC} = 3.15$ V to 3.45 V, $I_{OL} = 100 \mu\text{A}$			0.2		
	Y outputs	V 245.V	I _{OL} = 12 mA			0.4		
V		V _{CC} = 3.15 V	I _{OL} = 24 mA			0.5	V	
V _{OL}			I _{OL} = 10 mA			0.2	v	
	B port	V _{CC} = 3.15 V	I _{OL} = 64 mA	0.4				
			I _{OL} = 100 mA	0.55				
I _I	A-port and control inputs	V _{CC} = 3.45 V,	V _I = 0 to 5.5 V			±10	μΑ	
I (2)	Y outputs	N 245 M	$V_{O} = V_{CC}$	10		10	μA	
I _{OZH} ⁽²⁾	B port	$-V_{CC} = 3.45 V$	V _O = 1.5 V			10	μA	
I _{OZL} ⁽²⁾	Y outputs and B port	V _{CC} = 3.45 V,	V _O = GND			-10	μΑ	
		$V_{CC} = 3.45 \text{ V}, I_{C} = 0,$	Outputs high			20		
I _{CC}	Y outputs and B port	V_{I} (A-port or control inputs) = V_{CC} or GND,	Outputs low	20		20	mA	
	Dipolit	V_1 (B port) = V_{TT} or GND	Outputs disabled	20				
$\Delta I_{CC}^{(3)}$		V_{CC} = 3.45 V, One A-port or control input at V_{CC} Other A-port or control inputs at V_{CC} or GND	– 0.6 V,			1.5	mA	
A-port inputs					3.5	4.5	- F	
Ci	$\frac{V_{I} = 3.15 \text{ V or } 0}{\text{Control inputs}}$				4	5	pF	
Co	Y outputs	V _O = 3.15 V or 0			4.5	5	pF	
C _{io}	B port	V _O = 1.5 V or 0			9	10.5	pF	

All typical values are at V_{CC} = 3.3 V, T_A = 25°C. (1)

For I/O ports, the parameters I_{OZH} and I_{OZL} include the input leakage current.

(2) (3) This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.

Hot-Insertion Specifications for A Inputs and Y Outputs

over recommended operating free-air temperature range

PARAMETER		TEST CONDITIONS				
l _{off}	$V_{CC} = 0,$	BIAS $V_{CC} = 0$,	V_{I} or V_{O} = 0 to 5.5 V		10	μA
I _{OZPU}	$V_{CC} = 0$ to 1.5 V,	V_{O} = 0.5 V to 3 V,	$\overline{OE} = 0$		±30	μA
I _{OZPD}	$V_{CC} = 1.5 V \text{ to } 0,$	V_{O} = 0.5 V to 3 V,	$\overline{OE} = 0$		±30	μA

Live-Insertion Specifications for B Port

over recommended operating free-air temperature range

PARAMETER		MIN	MAX	UNIT		
l _{off}	$V_{CC} = 0,$	BIAS $V_{CC} = 0$,	V_{I} or V_{O} = 0 to 1.5 V		10	μA
I _{OZPU}	$V_{CC} = 0$ to 1.5 V,	BIAS $V_{CC} = 0$,	$V_0 = 0.5 \text{ V to } 1.5 \text{ V}, \overline{\text{OE}} = 0$		±30	μA
I _{OZPD}	$V_{CC} = 1.5 V \text{ to } 0,$	BIAS $V_{CC} = 0$,	$V_0 = 0.5 \text{ V to } 1.5 \text{ V}, \overline{\text{OE}} = 0$		±30	μA
	$V_{CC} = 0$ to 3.15 V		V (Diport) O to 1 E V		5	mA
I_{CC} (BIAS V_{CC})	V_{CC} = 3.15 V to 3.45 V	BIAS V_{CC} = 3.15 V to 3.45 V,	V_O (B port) = 0 to 1.5 V		10	μA
Vo	V _{CC} = 0,	BIAS $V_{CC} = 3.3 V$,	l _O = 0	0.95	1.05	V
Ι _Ο	$V_{CC} = 0,$	BIAS V_{CC} = 3.15 V to 3.45 V,	V _O (B port) = 0.6 V	-1		μA


SCES286F-OCTOBER 1999-REVISED APRIL 2005

Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature, $V_{TT} = 1.5 \text{ V}$ and $V_{REF} = 1 \text{ V}$ for GTLP (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	EDGE RATE ⁽¹⁾	MIN	TYP ⁽²⁾ MA)	
t _{PLH}	А	В	Slow	3.3	5.9)
t _{PHL}	A	D	Slow	3	6.6	ns S
t _{PLH}	А	В	Fast	2.5	5.2	2 20
t _{PHL}	A	D	Fasi	1.9	4.8	ns 3
t _{PLH}	A	Y	Slow	5.4	9	
t _{PHL}	A	I	310W	4.9	8.6	ns S
t _{PLH}	A	Y	Foot	4.3	7.9)
t _{PHL}	A	ř	Fast	3.9	7.5	ns
t _{PLH}	T/C	D	Clow	3	6.5	
t _{PHL}	1/6	В	Slow	3.1	6.6	ns S
t _{PLH}	T/C	В	Fast	2.3	5.6	3
t _{PHL}	1/0	D	Fasi	1.7	4.9) ns
t _{en}	OEAB	В	Slow	3.2	6.2	2
t _{dis}	UEAD	D	Slow	3.2	6.4	ns I
t _{en}	OEAB	D	Faat	1.9	5.3	
t _{dis}	UEAD	В	Fast	2.4	5.7	, ns
	Dias time. Disute	uto (200/ to 800/)	Slow	2.7		
t _r	Rise line, B oulp	uts (20% to 80%)	Fast	1.5		ns
	Fall time. D auto	(200) to $200()$	Slow	3.2		
t _f	Fall time, B output	uis (80% io 20%)	Fast		2.1	ns
t _{PLH}	P	Y		1.6	4.6	
t _{PHL}	В	Ť		1.4	3.9) ns
t _{PLH}	T/C	Y		1	4.5	5
t _{PHL}	1/6	Ĭ		1.2	4.1	ns
t _{en}		V		1	4.1	
t _{dis}	OEBY	Y		1.3	4.6	ns S

SCES286F-OCTOBER 1999-REVISED APRIL 2005



PARAMETER MEASUREMENT INFORMATION

Texas

INSTRUMENTS www.ti.com

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \approx 10 MHz, Z_O = 50 Ω , t_r \approx 2 ns, t_f \approx 2 ns.

D. The outputs are measured one at a time, with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms

TEXAS INSTRUMENTS www.ti.com

SCES286F-OCTOBER 1999-REVISED APRIL 2005

Distributed-Load Backplane Switching Characteristics

The preceding switching characteristics table shows the switching characteristics of the device into a lumped load (Figure 1). However, the designer's backplane application probably is a distributed load. The physical representation is shown in Figure 2. This backplane, or distributed load, can be approximated closely to a resistor inductance capacitance (RLC) circuit, as shown in Figure 3. This device has been designed for optimum performance in this RLC circuit. The following switching characteristics table shows the switching characteristics of the device into the RLC load, to help the designer better understand the performance of the GTLP device in this typical backplane. See www.ti.com/sc/gtlp for more information.




Figure 2. High-Drive Test Backplane




Figure 3. High-Drive RLC Network



SCES286F-OCTOBER 1999-REVISED APRIL 2005

Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature, $V_{TT} = 1.5$ V and $V_{REF} = 1$ V for GTLP (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	EDGE RATE ⁽¹⁾	TYP ⁽²⁾	UNIT	
t _{PLH}	٨	P	Claur	4.2		
t _{PHL}	A	В	Slow	4.2	ns	
t _{PLH}	А	В	Fast	3.6	ns	
t _{PHL}	~	D	T asi	3.6	115	
t _{PLH}	А	Y	Slow	5.8	20	
t _{PHL}	A	T	310W	5.8	ns	
t _{PLH}	A	Y	Fast	5.2		
t _{PHL}	A	I	T asi	5.2	ns	
t _{PLH}	T/C	В	Slow	4.4	ns	
t _{PHL}	1/0	В	Slow	4.4		
t _{PLH}	T/C	В	Fast	3.8	ns	
t _{PHL}	1/0	5	1 431	3.8	115	
t _{en}	OEAB	B	Slow	4.2	ns	
t _{dis}	OEAD		CIOW	4.3	113	
t _{en}	OEAB	B	Fast	3.6	ns	
t _{dis}	OEAD	B	Tasi	3.3	115	
tr	Rise time. Boutr	outs (20% to 80%)	Slow	2	ns	
ч			Fast	1.2		
t.	Fall time Boute	uts (80% to 20%)	Slow	2.5	ns	
t _f	rai une, boup		Fast	1.8		

(1)

Slow (ERC = GND) and Fast (ERC = V_{CC}) All typical values are at V_{CC} = 3.3 V, T_A = 25°C. All values are derived from TI-SPICE models. (2)

APPLICATION INFORMATION

Operational Description

The GTLP1394 is designed specifically for use with the TI 1394 backplane layer controller family to transmit the 1394 backplane serial bus across parallel backplanes. But, it is a versatile 2-bit device that also is being used to provide multiple single-bit clocks or an ATM read and write clock in multislot parallel backplane applications.

The 1394-1995 is an IEEE designation for a high-performance serial bus. This serial bus defines both a backplane (e.g., GTLP, VME, FB+, CPCI, etc.) physical layer and a point-to-point cable-connected virtual bus. The backplane version operates at 25, 50, or 100 Mbps, whereas the cable version supports data rates of 100, 200, and 400 Mbps. Both versions are compatible at the link layer and above. The interface standard defines the transmission method, media in the cable version, and protocol. The primary application of the cable version is the interconnection of digital A/V equipment and integration of I/O connectivity at the back panel of personal computers using a low-cost, scalable, high-speed serial interface. The primary application of the backplane version is to provide a robust control interface to each daughter card. The 1394 standard also provides new services, such as real-time I/O and live connect/disconnect capability for external devices.

Electrical

The 1394 standard is a transaction-based packet technology for cable- or backplane-based environments. Both chassis and peripheral devices can use this technology. The 1394 serial bus is organized as if it were memory space interconnected between devices, or as if devices resided in slots on the main backplane. Device addressing is 64 bits wide, partitioned as ten bits for bus ID, six bits for node ID, and 48 bits for memory addresses. The result is the capability to address up to 1023 buses, with each having up to 63 nodes, each with 281 terabytes of memory. Memory-based addressing, rather than channel addressing, views resources as registers or memory that can be accessed with processor-to-memory transactions. Each bus entity is termed a unit, to be individually addressed, reset, and identified. Multiple nodes can reside physically in a single module, and multiple ports can reside in a single node.

Some key features of the 1394 topology are multimaster capabilities, live connect/disconnect (hot plugging) capability, genderless cabling connectors on interconnect cabling, and dynamic node address allocation as nodes are added to the bus. A maximum of 63 nodes can be connected to one network.

The cable-based physical interface uses dc-level line states for signaling during initialization and arbitration. Both environments use dominant mode addresses for arbitration. The backplane environment does not have the initialization requirements of the cable environment because it is a physical bus and does not contain repeaters. Due to the differences, a backplane-to-cable bridge is required to connect these two environments.

The signals transmitted on both the cable and backplane environments are NRZ with data-strobe (DS) encoding. DS encoding allows only one of the two signal lines to change each data bit-period, essentially doubling the jitter tolerance, with very little additional circuitry overhead in the hardware.

SCES286F-OCTOBER 1999-REVISED APRIL 2005



APPLICATION INFORMATION

Protocol

Both asynchronous and isochronous data transfers are supported. The asynchronous format transfers data and transaction-layer information to an explicit address. The isochronous format broadcasts data based on channel numbers, rather than specific addressing. Isochronous packets are issued on the average of each 125 μ s in support of time-sensitive applications. Providing both asynchronous and isochronous formats on the same interface allows both non-real-time and real-time critical applications on the same bus. The cable environment's tree topology is resolved during a sequence of events, triggered each time a new node is added or removed from the network. This sequence starts with a bus reset phase, where previous information about a topology is cleared. The tree ID sequence determines the actual tree structure, and a root node is dynamically assigned, or it is possible to force a particular node to become the root. After the tree is formed, a self-ID phase allows each node on the network to identify itself to all other nodes. During the self-ID process, each node is assigned an address. After all the information has been gathered on each node, the bus goes into an idle state, waiting for the beginning of the standard arbitration process.

The backplane physical layer shares some commonality with the cable physical layer. Common functions include: bus state determination, bus access protocols, encoding and decoding functions, and synchronization of received data to a local clock.

Backplane Features

- 25-, 50-, and 100-Mbps data rates for backplane environments
- Live connection/disconnection possible without data loss or interruption.
- Configuration ROM and status registers supporting plug and play
- Multidrop or point-to-point topologies supported.
- Specified bandwidth assignments for real-time applications

Applicability and Typical Application for IEEE Std 1394 Backplane

The 1394 backplane serial bus (BPSB) plays a supportive role in backplane systems, specifically GTLP, FutureBus+, VME64, and proprietary backplane bus systems. This supportive role can be grouped into three categories:

- Diagnostics
 - Alternate control path to the parallel backplane bus
 - Test, maintenance, and troubleshooting
 - Software debug and support interface
- System enhancement
 - Fault tolerance
 - Live insertion
 - CSR access
 - Auxiliary 2-bit bus with a 64-bit address space to the parallel backplane bus
- Peripheral monitoring
 - Monitoring of peripherals (disk drives, fans, power supplies, etc.) in conjunction with another externally wired monitor bus, such as defined by the Intelligent Platform Management Interface (IPMI)

The 1394 backplane physical layer (PHY) and the SN74GTLP1394 provide a cost-effective way to add high-speed 1394 connections to every daughter card in almost any backplane. More information on the backplane physical layer devices and how to implement the 1394 standard in backplane and cable applications can be found at www.ti.com/sc/1394.

SCES286F-OCTOBER 1999-REVISED APRIL 2005

APPLICATION INFORMATION

SN74GTLP1394 Interface With the TSB14AA1 1394 Backplane PHY


- A1, B1, and Y1 are used for the PHY data signals.
- A2, B2, and Y2 are used for the PHY strobe signals.
- PHY N_OEB_D or OCDOE connects to OEAB, which controls the PHY transmit signals.
- OEBY is connected to GND, since the transceiver always must be able to receive signals from the backplane and relay them to the PHY.
- T/\overline{C} is connected to GND for inverted signals.
- V_{CC} is nominal 3.3 V.

Ŀ

Texas

TRUMENTS www.ti.com

- BIAS V_{CC} is connected to nominal 3.3 V to support live insertion.
- V_{REF} normally is 2/3 of V_{TT}.
- ERC normally is connected to GND for slow edge-rate operation because frequencies of only 50 MHz (S100) and 25 MHz (S50) are required.




LOGICAL REPRESENTATION

SCES286F-OCTOBER 1999-REVISED APRIL 2005

TEXAS INSTRUMENTS www.ti.com

APPLICATION INFORMATION



24-May-2007

PACKAGING INFORMATION

NTS

FRUME

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
74GTLP1394DGVRE4	ACTIVE	TVSOP	DGV	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74GTLP1394DGVRG4	ACTIVE	TVSOP	DGV	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74GTLP1394RGYRG4	ACTIVE	QFN	RGY	16	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN74GTLP1394D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74GTLP1394DE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74GTLP1394DG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74GTLP1394DGVR	ACTIVE	TVSOP	DGV	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74GTLP1394DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74GTLP1394DRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74GTLP1394DRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74GTLP1394PW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74GTLP1394PWE4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74GTLP1394PWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74GTLP1394PWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74GTLP1394PWRE4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74GTLP1394PWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74GTLP1394RGYR	ACTIVE	QFN	RGY	16	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements

for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame



retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74GTLP1394DGVR	TVSOP	DGV	16	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74GTLP1394DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74GTLP1394PWR	TSSOP	PW	16	2000	330.0	12.4	7.0	5.6	1.6	8.0	12.0	Q1
SN74GTLP1394RGYR	QFN	RGY	16	1000	180.0	12.4	3.8	4.3	1.5	8.0	12.0	Q1



PACKAGE MATERIALS INFORMATION

19-Mar-2008



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74GTLP1394DGVR	TVSOP	DGV	16	2000	346.0	346.0	29.0
SN74GTLP1394DR	SOIC	D	16	2500	333.2	345.9	28.6
SN74GTLP1394PWR	TSSOP	PW	16	2000	346.0	346.0	29.0
SN74GTLP1394RGYR	QFN	RGY	16	1000	190.5	212.7	31.8

MECHANICAL DATA

MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



MECHANICAL DATA



Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.

F. Package complies to JEDEC MO-241 variation BB.





THERMAL PAD MECHANICAL DATA


RGY (R-PQFP-N16)

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No-Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.


The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

DGV (R-PDSO-G**)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



D (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.

Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.

E. Reference JEDEC MS-012 variation AC.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Clocks and Timers	www.ti.com/clocks	Digital Control	www.ti.com/digitalcontrol
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated